Here in this work, we study the electro-refractive modulation of CVD grown single layer graphene placed on top of a silicon microring resonator biased using a polymer electrolyte gate. A voltage length product for a phase shift of π, V π L = 2.7 Vmm has been extracted, which is better compared to silicon depletion horizontal and interleaved pn junction type phase modulators and competitive with Silicon-Insulator-Silicon Capacitor modulators.
Introduction
The on-chip integration of different optical components is expected to become the next paradigm change in communication technologies in order to meet future demands regarding bandwidth and energy consumption. For such optoelectronic systems, already mature Si-technology can provide an excellent technology platform offering low cost/high-volume production capabilities along with high reproducibility [1] , [2] . In all-Si photonics, phase modulators are usually based on reversebiased pn-junctions (depletion type) [3] . However, their large footprint on the order of millimeters is a serious limitation, as this results in large area consumption on the chip, considerable energy consumption, and high insertion loss.
The monolithic integration of graphene on Si waveguides has been considered as an alternative approach for realizing highly efficient phase modulators. Theoretical calculations predict advantages in terms of device footprint, operation speed and energy consumption compared to all-Si depletion type phase modulators [4] , [5] . In addition, graphene-based phase modulators are not only limited to Si waveguides but can be integrated on dielectric waveguides as well, for instance, on Si 3 N 4 , AlN or TiO 2 where plasma dispersion effects are not possible. So far, high performance operation of graphene based devices on Si or Si 3 N 4 waveguides has been demonstrated for amplitude modulators [6] , [7] , photodetectors [8] - [10] , and waveguide heaters [11] , [12] , demonstrating the compatibility of graphene devices for on-chip photonic systems. For phase modulators, however, there is so far no experimental demonstration of competitive performance parameters like voltage-length product to achieve a phase shift of π (V π L) or of a low insertion loss (α). In a first proof of concept demonstration of a graphene based phase modulator on a Si waveguide, a V π L = 300 Vmm and an α = 10 dB/mm were reported [13] , which is far behind all-Si depletion type phase modulators [3] , [14] , [15] . The main reasons for this discrepancy include i) a large distance of 95 nm between the graphene and the waveguide which led to a weak coupling of the light with the graphene, ii) the thick dielectric layer of the stack required high operation voltages thus increasing V π L, and iii) the low doping level of the graphene leading to high background absorption [16] . In this paper, we demonstrate that by optimizing these three parameters, graphene based electro refractive modulators with excellent static parameters can be realized.
Device Design and Fabrication
To investigate electro-refractive modulation in graphene based modulators, we used a Si microring resonator with a graphene layer on top, which was gated with a polymer electrolyte gate. This structure was chosen for two specific reasons: In a ring resonator, the resonance wavelength gives access to the refractive index, and the quality factor allows the extraction of absorption; hence, the most important parameters for a phase modulator can be extracted in a simple and accurate way; ii) a polymer electrolyte gate enables the required high doping levels in graphene above 0.5 eV (which is necessary to suppress background absorption by Pauli blocking) and is relatively easy to fabricate as it does not require the deposition of dielectrics on graphene and the fabrication of another electrode on top of graphene, therefore the impact of fabrication processes on the graphene quality is minimized. While the static electro-optical parameters of the graphene based modulator can be extracted well with such a polymer electrolyte gating schema, this gating schema is not suitable for high frequency operation, having a typical response time of order of milliseconds [17] .
The microring resonator was defined by e-beam lithography on silicon-on-insulator (SOI) substrate with 2 μm buried oxide and 220 nm top silicon thickness. 350 nm wide rib waveguides were etched 180 nm into the silicon leaving a slab of 40 nm. The microring resonator had a radius (R) of 9 μm with free spectral range (FSR) of 6.8 nm. Grating couplers optimized for TE polarization and 1310 nm wavelength were fabricated to couple light into and out of the waveguide. An optical and an SEM image of the ring resonator are shown in Fig. 1 (a) and (b), respectively. In order to avoid cracking of single layer graphene at the step edges of the waveguide, hydrogen silsesquioxane (HSQ) was spin coated on the chip and thermally cured [18] - [20] . Subsequently, 5 nm Al 2 O 3 was deposited on top of HSQ with atomic layer deposition in order to make the surface hydrophilic, enabling proper transfer of graphene. In total, the HSQ and Al 2 O 3 account for a separation of 45 nm between graphene and top of the waveguide as depicted in Fig. 1(c) . Single layer CVD graphene (Graphenea SE) was subsequently transferred by the standard PMMA method [18] , [21] , patterned using oxygen plasma and contacted by Ni electrodes. At this stage of fabrication, the resistance of graphene was found to be 4.1 k in air at room temperature. Afterwards, poly(ethylene oxide) and lithium perchlorate (PEO:LiClO 4 in ratio 9:1) was spin-coated (thickness 350 nm) to form the polymer electrolyte gate. The sample was then baked at 100°C for 10 sec [22] to remove excess solvent.
Results
In Fig. 1(d) , the two probe resistance of the graphene layer on top of the Si ring is plotted as a function of gate voltage (V gate ). The charge neutrality point is reached at −0.2 V, and the resistance modulation is 13. The specific area capacitance of the polymer electrolyte gate was estimated to be 1.28 μF/cm 2 , which corresponds to an equivalent oxide thickness of 2.7 nm. This oxide thickness is technologically achievable e.g by depositing 5 nm Al 2 O 3 (ε r = 6 to 9) or 12 nm HfO 2 (ε r = 15 to 23). Therefore the gate coupling strength used here is also achievable with standard dielectric layers. The transmission spectrum of the ring resonator is shown in Fig. 2(a) (magnification of one resonance is shown in Fig. 2(b) ) for a gate voltage of −0.2 V, −2.5 V and −7 V. As depicted in Fig. 2(b) , 5 V, the resonance shows a red shift, whereas from −2.5 V till −7 V, a blue shift is observed. Additionally, quality factor and extinction ratio (ER) increase at higher negative voltages due to reduced graphene absorption. Measurements were performed in air at room temperature. the resonance wavelength shows a red shift when voltage is varied from −0.2 V to −2.5 V and a blue shift when voltage is increased further to −7 V. This dependence of wavelength resonance on gate voltage corresponds to an electro-refractive phase modulation. The shift in resonance wavelength ( λ) is plotted in Fig. 3(a) as a function of V gate and shows a non-monotonic behavior with a local maximum at −2.5 V, which is expected from theoretical calculations [13] , [23] . For the voltage dependent resistance (Fig. 1(d) ) and optical properties (see Figs. 2 and 3 ) of the graphene we have observed hysteretic behavior which is typical for graphene based field effect devices and related to charged traps at the graphene interface [24] , [25] . The hysteresis was approximately 0.3 V.
In addition to λ, the extinction ratio (ER) and the quality factor (Q) of the resonance increase significantly at higher doping levels as depicted in Fig. 2(b) . This increase of ER and Q is related to the reduced absorption of graphene at higher doping levels due to Pauli-Blocking. From these voltage dependent Q-factors, the absorption (α(V)) related to only graphene (shown in Fig. 3(b) ) is calculated using the following relation: where λ, FSR, and R are resonance wavelength, free-spectral-range (6.8 nm), and radius (9 μm) of the device, respectively. Q pre and voltage dependent Q post (V) correspond to Q-factors of the Si ring before transferring graphene and of the final device at different applied gate voltages, respectively. From Fig. 3(b) , an insertion loss of 4.7 dB/mm at −7 V is extracted. From the slope in Fig. 3(a) we can extract V π L of the device, ranging from 4.6 to 2.7 Vmm as illustrated in Fig. 3(c) . Fig. 3(c) is extracted using the following equation:
The obtained value of V π L is not only 2 orders of magnitude better than previous results on graphene based phase modulators [13] but outperforms Si depletion type phase modulators [3] , [14] , [15] , [26] and Silicon-Insulator-Silicon CAPacitor (SISCAP) modulators as well [27] , [28] . Another figure-of-merit (FOM) for modulators is V π Lα, which also takes the insertion loss into account. For our device, this value was found to be <25 dBV for a broad voltage range (see Fig. 3(d) ), comparable to Si depletion horizontal pn junction modulators. Operating the device at doping levels above 5 V is the desired region, as V π Lα is minimal and α stays nearly constant as graphene is in transparent state. In Table I , a comparison of the key parameters of the graphene phase shifter is presented including V π L, α and V π Lα. The values demonstrate that graphene phase modulator can compete with Si depletion type and SISCAP modulators. While the all-Si based phase modulators presented in the table except reference [26] operate at multiple GHz frequencies, the device presented here operates only under static conditions because of the limitations associated with polymer electrolyte. We emphasize here that this is not an intrinsic problem of graphene based modulators, but of the polymer electrolyte gate used here. However, we expect a competitive operation speed also for graphene based modulators using conventional dielectrics for gating, as discussed previously in [23] , assuming a similar capacitance as here.
Discussion
A further reduction of V π L is still possible, e.g., by increasing graphene-light interaction, which can be done either by placing the graphene directly on top of the waveguide or by inserting the graphene in the middle of the waveguide [30] , [31] . In addition, a capacitor formed by two graphene layers will lead to a reduction of V π L by a factor of 2. However, these improvements come at the cost of complex fabrication steps and an increased absorption, keeping the FOM(V π Lα) unchanged. Another possibility to reduce V π L is to reduce the effective oxide thickness, e.g. a reduction to 1 nm EOT (3.5 μF/cm 2 ) will reduce V π L to 1.2 Vmm, taking also into account the quantum capacitance of graphene. However, as the modulator speed is limited by the RC product, the increase of the capacitance comes at the expense of a reduced operation speed. For insertion loss reduction, the mobility of the graphene is the limiting parameter. Currently, the mobility of our graphene is 700 cm 2 /Vs corresponding to a scattering rate of 2.5 × 10 13 s −1 , at a doping level of 0.47 eV [13] . An increase of the mobility to 10,000 cm 2 /Vs, corresponding to a scattering rate of 1.7 × 10 12 s −1 , has the potential to reduce α and V π L significantly [13] , [23] . Such high mobility is possible by using graphene in conjunction with boron nitride [32] .
Conclusion
In conclusion, this paper demonstrates experimentally that graphene layer on top of a Si waveguide enables the realization of a phase modulator with very low V π L of only 2.7 Vmm, which is competitive to the best Si depletion type and SISCAP modulators. In addition, the corresponding figure of merit V π Lα is comparable to Si depletion horizontal pn junction modulators, making graphene based phase modulators very promising for future applications in on-chip data communication systems. In the next step, this excellent static performance needs to be implemented into a device structure where high speed operation is also possible. This requires efforts especially on the process technology, including the deposition of thinner dielectric materials below or above the graphene, the implementation of low contact resistance values and the minimization of other parasitic resistance values.
